I. INTRODUCTION
A TLAS (A Toroidal LHC AparatuS) [I] is one of the four general purpose proton-proton detectors for the Large Hadron Collider (LHC) [2] at CERN. It is composed of several subsystems including the Hadronic Tile Calorimeter detector [3] , so-called TileCal.
TileCal is a sampling detector formed by iron and plastic scintillating plates which are shaped like tiles and placed in perpendicular direction to the beam pipe. TileCal detector is divided in a central barrel ( I ll I < 1.0) and two extended barrels (0.8 < I lll < 1. 7) , where each barrel is formed by 64 modules in the 0 direction. The cells that form the modules are grouped radially in three layers, A, BC and 0, and with all-projective geometry. Two photomultiplier tubes (PMT) are placed in each cell to read-out and each PMT corresponds to one read out channel. 978-1-4673-0120-61111$26.00 ©2011 IEEE 167 When energy is deposited by the particles going through the plastic scintillating tiles, some light is produced and conducted by wavelength shifting fibers to the front-end electronics located in the outermost part of the modules. The light is converted to electrical signals which are digitized each 25 ns by the front-end electronics. This digitized data are sent from the front-end to the Data Acquisition System (DAQ) following a three level trigger system, as figure 3 shows. In the back-end electronics, the main component is the Read-Out Driver (ROD) [4] which is placed between the first and the second level trigger. This board is a 9U VME board and responsible to perform preprocessing and gather the data coming from the front-end electronics at a maximum level 1 trigger rate of 100 kHz. Moreover ROD has to send these data to the Read-Out Buffers (ROB) in the second level trigger. The whole read-out of TileCal detector is made using 32 ROD modules.
Since radiation effects can cause data corruption when operating at full luminosity another board is placed between front-end electronics and ROD, called Optical Multiplexed Board (OMB) [5] . This board receives two optical fibers with the same data from the front-end electronics, performs a Cyclic Redundant Code (CRC) of the data packets on both fibers and selects the data from the error-free fiber sending them to the ROD. This selection is necessary as the ROD motherboard is expecting only one fiber.
II. TILECAL UPGRADE
The phase II Upgrade of the LHC plans to increase the present instantaneous luminosity by a factor 10 [6] . Due to this increase of luminosity the TileCal system will require some adjustments for the Phase II Upgrade including the redesign of the front-end and back-end electronics and the links between them. This redesign is driven by the new requirements that comprise higher radiation tolerance, higher data rates and the use of highly reliable data protocols for transmission such as GigaBit Transceiver protocol (GBT) [7] . These new specifications require the use of high-density connectors such as SNAPI2 [8] optical connectors, and high performance FPGAs with embedded SerDes and DSP slices.
A. Back-End Electronics Upgrade Architecture
The figure 4 shows a scheme of the proposed architecture of the back-end electronics for the Phase II Upgrade, so-called super Read-Out Driver (sROD). 
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Data packets coming from front-electronics would enter in a ROD Input Stage where incoming data would be deserialized. The expected incoming data rate is about 9.5 Tbps for the whole read-out of TileCal detector.
After the ROD Input Stage data packets would be sent to the ROP Preprocessor (ROD-PP) and to the Trigger Preprocessor.
At the ROD-PP, data would be stored in the pipelines until the Level 1 Accept reception, when data would be sent to the de-randomizers memories and stored for data processing at ROD processor with a constant level 1 trigger rate.
The Trigger Preprocessor would have to provide information to the Level-l Calorimeter trigger system (L 1 Calo) extracted from the acquired data. In this way L 1 Calo would have information to decide a trigger generation.
The ROD processor functionality would include the reception of the de-randomizer memories, the energy, time and quality factor calculation for each channel, energy calibration to different units, and histogramming and monitoring for different parameters of interest. It would also cover the implementation of other needed algorithms for processing and the data transmission to the second trigger level.
Finally, the Interface block shown in figure 4 would comprise the functionality for monitoring sROD performance and remote reconfiguration of parameters.
III. OPTICAL LINK CARD
The Optical Link Card (OLC) [9] has been designed to evaluate different solutions to meet the high-data-rate and high-performance processing capabilities required for the Phase II Upgrade.
These reasons led us to the design of the OLC which is pluggable as a mezzanine board in the OMB. This design also enables backward compatibility and reuse of existing hardware and software parts.
A. OLC Description
The OLC consists of an FPGA device as a processing core, one receiver and one transmitter SNAP12 optical connectors, and an SFP format transceiver. Figure 5 shows the block diagram of the OLe. An FPGA Altera Stratix II GX model EP2SGX60E is used as a processing core in the OLC, because it includes up to 12 high-speed transceivers capable of achieving data rates up to 6.375 Gbps.
Selected SNAP12 connectors are designed to transmit and receive 12 optical channels with a maximum data rate of 6.25 Gbps per channel for a total data bandwidth of 75 Gbps.
The clock unit is responsible for generating all of the clock signals for the OLe. The board also has an SMA connector for connecting an external clock to the FPGA transceivers.
The thermal-management unit is able to sense and control the temperature of the FPGA with a cooling fan controlled by a MAX1619.
The power-supply block delivers up to 11 different voltages needed for the different devices.
The configuration unit allows the programming of the OLC in two ways, directly via JT AG or via a microcontrolled flash memory that contains the firmware of the OLC when it starts up.
Finally, a test bench, which consists of 4 push-buttons, 10 LEOs and a 20-pin connector connected to FPGA lOs, is used to test the functionality of the OLe.
B. OLe Hardware Design
The implementation of the OLC board required a high degree of specialization due to the signal and power integrity studies that have been performed to achieve the maximum data rate of the GX transceivers.
The resulting Printed Circuit Board (PCB) is a double-size mezzanine board (120 x 174 mm) with 12 copper layers, 6 for routing and 6 for power distribution, and with more than 2000 nets and 2400 vias. Different dielectric thicknesses are used between the planes to ensure low impedance values as well as . for ' . current demands.
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The power distribution represents more than 40% of the space on the PCB. Since current transient estimations indicate that we could expect voltage drops at the FPGA power-supply pins, a custom power distribution network has been designed.
C. OLe Tests
Three major tests have been carried out to check the proper operation of OLC: maximum data bandwidth test, 1 GBT link Bit Error Rate (BER) test, and 12 GBT links BER test. In all tests presented in this section, SNAP12 connectors are in loopback using a 12-fiber optical cable.
The first test determined the maximum data bandwidth that the OLC can achieve. A loopback sending raw data was used, and Altera SignalTap was used to check data integrity at the GX receivers. These results conclude that OLC achieves a maximum data bandwidth of 75 Gbps.
The second test was to implement one GBT link in the OLe. This test ran at 4.8 Gbps during 48 h without errors. This implies a BER better than 3.6·lO-15 with a confidence level of
In the third test, we implemented 12 pairs of GBT links in an OLC connected to an OMB. Fig. 10 shows the setup used for this test.
The 12 links GBT implementation ran at a total data rate of 57.6 Gbps during 24 h without errors, implying a BER of better than 6 ' lO-16 with a confidence level of 95%.
IV. OPTICAL MULTIPLEXER BOARD
As was mentioned at section I, the OMB was designed to reduce data loss due to radiation effects in the present system by providing data redundancy in the output links of the front end electronics.
A. OMB Technical Description
The OMB is a 9U VME64x standard board. It has 16 optical inputs and 8 optical outputs to receive data from the front-end electronics and to transmit the selected data to the ROD.
The input and output links are SFP connectors. The OMB achieves a total data bandwidth of 10.24Gbps for the input and 5.12Gbps for the output. HDMP 1034 G-Link deserializer chips are used to deserialize input data packets coming from front-end electronics and HDMP 1032 G-Link serializer chips are used to serialize output data packets sending to the ROB.
Input channels are connected to 8 Altera Cyclone I EPIC12 which performs the CRC checking of the incoming data.
An Altera ACEX EPIKI00 is used to manage the interface with the VME bus. Also, the OMB consists in an ASIC TTCrx for connection with the Timing, Trigger and Control (TTC) system.
The PCB layout for the OMB is a 10 copper layer optimizing the cross-section to avoid signal integrity problems.
V. FUNCTIONAL sROD DEMONSTRATOR
The functional sROD demonstrator presented here aims to help in the understanding of the problems that could arise in the upgrade of the back-end electronics. Studies extracted from this demonstrator will be the basis for the design of the new sROD for the Phase II.
A. Test-Bench
The test-bench for the functional sROD Demonstrator has been carried out by plugging an OLC in an OMB.
In this test-bench the OLC emulates the front-end electronics and the back-end electronics in an optical loopback. The OLC sends the event data recorded in the FPGA using the SNAP12 transmitter connector with data rate of 4.8Gbps. Moreover the data is encoded with the GBT protocol.
On the other hand, the event data is received using the SNAP12 receiver connector and decoded, emulating the back end electronics. At this point, decoded data is sent to the OMB through the mezzanine connectors where the online CRC is performed and data is transmitted to the ROD through a SFP connector at a data rate of 640Mbps. Figure 7 shows a picture of the performed test-bench and figure 8 shows a block diagram of the function sROD. Both OLC and OMB FPGAs programming has been carried out with VHDL on Altera Quartus 9.1 software.
B. Proposed sROD demo board
Based on these tests, next step for the Upgrade Phase II is to develop a sROD demo board. Figure 9 shows a scheme of the proposed sROD demo board.
This new board has to be able to read-out a complete detector module of the Upgrade architecture, so called super drawer, which will include four Front-End Motherboards. To accomplish the read-out of a complete module, it will be necessary use four SNAP12 receiver connectors and one SNAPI2 transmitter connector to send relevant data to the front-end electronics.
Moreover the sROD demo board will transmit data to the ROBs using a SFP connector and preprocessed trigger data to the Ll Calo using a SNAPI2 transmitter connector.
This demo board will be managed by a high-performance FPGA with connection to an Ethernet port for remote process monitoring and remote programming.
It is planned to develop this system in an ATCA [11] based platform, where the Zone-3 connector will be used for high speed data transmission with other boards, Zone-2 connector for A TCA control and programming, and Zone-I for power supply.
VI. CONCLUSIONS AND FUTURE WORK
A functional sROD demonstrator for the Phase II Upgrade of the ATLAS Tile Calorimeter has been presented. It implements the functionality of the future sROD receiving and processing information from the upgraded front-end using an OLC and an OMB installed in a VME crate, and using SNAPI2 optical connectors and high-performance FPGAs.
Based on the obtained results, future work includes the development of a prototype, in A TCA format, of the new ROD for the Upgrade Phase II, so-called sROD demo board.
